

2 of 2

©2004 Google

Google

Advanced Search Preferences Language Tools Search Tips

Web · Images · Groups · Directory · News

Searched the web for "flush and fence".

Results 1 - 7 of about 10. Search took 0.17 seconds.

HyperTransport training - HyperTransport bus
... PACKET STRUCTURE: Control packets: Request, Response and Information;
Objective
of the Flush and Fence packets; Data packets. TRANSFER PROTOCOL ...
www.mvd-fpga.com/en/formations003153A.html - 13k - [Cached](#) - [Similar pages](#)

ipofn AGP System Architecture
File Format: PDF/Adobe Acrobat - [View as HTML](#)
... 211 Flush and Fence Commands ...
212 Reserved ...
www.mindshare.com/agp/agploc.pdf - [Similar pages](#)

ipofn Microsoft PowerPoint - MindShare RTCCConference_PPT.ppt
File Format: PDF/Adobe Acrobat - [View as HTML](#)
... wants to begin an atomic read/modify/write operation • It wants additional
control
over ordering of posted write transactions (using Flush and Fence commands ...
khemtechnology.com/rtccconference_ppt.pdf - [Similar pages](#)

ipofn Microsoft PowerPoint - MindShare_Conference_PPT - sent to copy.ppt
File Format: PDF/Adobe Acrobat - [View as HTML](#)
... wants to begin an atomic read/modify/write operation • It wants additional control
over ordering of it's posted transactions (using Flush and Fence commands ...
www.hypertransport.org/docs/HTT_pres.pdf - [Similar pages](#)

ipofn HyperTransport™ I/O Link Specification
File Format: PDF/Adobe Acrobat - [View as HTML](#)
... and Posted Writes, Changed Error and NXA bits in Responses to Error0/1 4.4.1, 4.5,
7.3, 7.4, 10.2.1, B.2.2, B.4.2 Added Isoc bit to Flush and Fence 4.4.3, 4.4.4 ...
www.hypertransport.org/docs/HTC200393-0031-0001.pdf - [Similar pages](#)
[More results from www.hypertransport.org]

ipofn AGP 2.0 Specification
File Format: PDF/Adobe Acrobat - [View as HTML](#)
... 50 3.4.3 Flush and Fence Commands
www.motherboards.org/files/techspecs/agp20.pdf - [Similar pages](#)
ipofn Preliminary Draft of Accelerated Graphics Port Interface ...
File Format: PDF/Adobe Acrobat - [View as HTML](#)
... 48 3.4.3 Flush and Fence Commands
www.dcs.ed.ac.uk/home/elec/agp/agp2.pdf - [Similar pages](#)

In order to show you the most relevant results, we have omitted some entries very similar to the 7 already displayed.
If you like, you can repeat the search with the omitted results included.

"flush and fence"

Google Search

Search within results

Dissatisfied with your search results? Help us improve.

Get the Google Toolbar

Google

Search Web

PageRank

6 blocked

Ad

Google Home - Advertise with Us - Business Solutions - Services & Tools - Jobs, Press, & Help

©2004 Google

ACM

PORTAL

ACM DIGITAL LIBRARY


> home

> about

> feedback

> login

US Patent & Trademark Office



Try the new Portal design

Give us your opinion after using it.

Search Results

Search Results for: [transaction and queue and pci]


Found 159 of 126,269 searched.

Search within Results

> Search Help/Tips


> Advanced Search

Sort by:	Title	Publication	Publication Date	Score	Binder
Results 1 - 20 of 159					
			short listing		
		Prev	Page 1 2 3 4 5 6 7 8	Next	

1  A parallel embedded-processor architecture for ATM reassembly
Richard F. Hobson , P. S. Wong
IEEE/ACM Transactions on Networking (TON) February 1999
Volume 7 Issue 1 96%


2  An implementation and analysis of the virtual interface architecture
Philip Buonadonna , Andrew Gaweke , David Culler
Proceedings of the 1998 ACM/IEEE conference on Supercomputing (CDROM) November 1998 92%

Rapid developments in networking technology and a rise in clustered computing have driven research studies in high performance communication architectures. In an effort to standardize the work in this area, industry leaders have developed the Virtual Interface Architecture (VIA) specification. This architecture seeks to provide an operating system-independent infrastructure for high-performance user-level networking in a generic environment. This paper evaluates the inherent costs and performanc ...


3  Rotating combined queueing (RCQ): bandwidth and latency guarantees
Jae H. Kim , Andrew A. Chien
ACM SIGARCH Computer Architecture News , Proceedings of the 23rd annual international symposium on Computer architecture May 1996
Volume 24 Issue 2 89%

Network service guarantees not only provide significant performance benefits to distributed computing systems (more balanced resource utilization, fast fault recovery, and fair network access), but they are also essential for many new applications requiring real-time communications with continuous data types (audio/video). Most existing algorithms which provide network service guarantees are


too complicated to be feasible in high-speed, low-cost switches for multicomputer networks. The simpler a ...

4  Promises and reality: Server I/O networks past, present, and future
Renato John Reico
Proceedings of the ACM SIGCOMM workshop on Network-I/O convergence: Experience, lessons, implications August 2003 89%


Enterprise and technical customers place a diverse set of requirements on server I/O networks. In the past, no single network type has been able to satisfy all of these requirements. As a result several fabric types evolved and several interconnects emerged to satisfy a subset of the requirements. Recently several technologies have emerged that enable a single interconnect to be used as more than one fabric type. This paper will describe the requirements customers place on server I/O networks; t ...

5  Building a robust software-based router using network processors
Tammo Spalink , Scott Karlin , Larry Peterson , Yitzchak Gottlieb
ACM SIGOPS Operating Systems Review , Proceedings of the eighteenth ACM symposium on Operating systems principles October 2001 88%

Recent efforts to add new services to the Internet have increased interest in software-based routers that are easy to extend and evolve. This paper describes our experiences using emerging network processors---in particular, the Intel IXP1200---to implement a router. We show it is possible to combine an IXP1200 development board and a PC to build an inexpensive router that forwards minimum-sized packets at a rate of 3.47Mpps. This is nearly an order of magnitude faster than existing pure PC-base ...

6  Architecture and design of AlphaServer GS320
Kourosh Gharachorloo , Madhu Sharma , Simon Steely , Stephen Van Doren
Proceedings of the ninth international conference on Architectural support for programming languages and operating systems November 2000
Volume 28 , 34 Issue 5 , 5 88%


This paper describes the architecture and implementation of the AlphaServer GS320, a cache-coherent non-uniform memory access multiprocessor developed at Compaq. The AlphaServer GS320 architecture is specifically targeted at medium-scale multiprocessing with 32 to 64 processors. Each node in the design consists of four Alpha 21264 processors, up to 32GB of coherent memory, and an aggressive IO subsystem. The current implementation supports up to 8 such nodes for a total of 32 processors. While s ...

7  Architecture and design of AlphaServer GS320
Kourosh Gharachorloo , Madhu Sharma , Simon Steely , Stephen Van Doren
ACM SIGPLAN Notices November 2000 88%


This paper describes the architecture and implementation of the AlphaServer GS320, a cache-coherent non-uniform memory access multiprocessor developed at Compaq. The AlphaServer GS320 architecture is specifically targeted at medium-scale multiprocessing with 32 to 64 processors. Each node in the design consists of four Alpha 21264 processors, up to 32GB of coherent memory, and an aggressive IO subsystem. The current implementation supports up to 8 such nodes for a total of 32 processors. While s ...

- 8** STING: a CC-NUMA computer system for the commercial marketplace 88%
Tom Lovett, Russell Clapp
ACM SIGARCH Computer Architecture News, Proceedings of the 23rd annual international symposium on computer architecture May 1996
Volume 24 Issue 2
"STING" is a Cache Coherent Non-Uniform Memory Access (CC-NUMA) Multiprocessor designed and built by Sequent Computer Systems, Inc. It combines four processor Symmetric Multi-processor (SMP) nodes (called Quads), using a Scalable Coherent Interface (SCI) based coherent interconnect. The Quads are based on the Intel P6 processor and the external bus it defines. In addition to 4 P6 processors, each Quad may contain up to 4 GBytes of system memory, 2 Peripheral Component Interface (PCI) busses for ...
- 9** Performance evaluation: Modeling and optimization of non-blocking checkpointing for optimistic simulation on myrinet clusters 87%
Francesco Quaglia, Andrea Santoro
Proceedings of the 17th annual international conference on Supercomputing June 2003
Checkpointing and Communication Library (CCL) is a recently developed software implementing CPU offloaded checkpointing functionalities in support of optimistic parallel simulation on myrinet clusters. Specifically, CCL implements a *non-blocking* execution mode of memory-to-memory data copy associated with checkpoint operations, based on data transfer capabilities provided by a programmable DMA engine on board of myrinet network cards. Re-synchronization between CPU and DMA activities must ...
- 10** Implementation and evaluation of a QoS-capable cluster-based IP router 87%
Prashant Pradhan, Tri-cker Chiuah
Proceedings of the 2002 ACM/IEEE conference on Supercomputing November 2002
A major challenge in Internet edge router design is to support both high packet forwarding performance and versatile and efficient packet processing capabilities. The thesis of this research project is that a cluster of PCs connected by a high speed system area network provides an effective hardware platform for building routers to be used at the edges of the Internet. This paper describes a scalable and extensible edge router architecture called *Panama*, which supports a novel aggregate r ...
- 11** The click modular router 87%
Eddie Kohler, Robert Morris, Benjie Chen, John Jannotti, M. Frans Kaashoek
ACM Transactions on Computer Systems (TOCS) August 2000
Volume 18 Issue 3
Clicks is a new software architecture for building flexible and configurable routers. A Click router is assembled from packet processing modules called elements. Individual elements implement simple router functions like packet classification, queuing, scheduling, and interfacing with network devices. A router configurable is a directed graph with elements at the vertices; packets flow along the edges of the graph. Several features make individual elements more powerful and ...
- 12** Queue pair IP: a hybrid architecture for system area networks 85%
Philip Buonadonna, David Culler
ACM SIGARCH Computer Architecture News May 2002
Volume 30 Issue 2
We propose a SAN architecture called Queue Pair IP (QP/IP) that combines the


- interface from industry proposals for low overhead, high bandwidth networks, e.g. Infiniband, with the well established inter-network protocol suite. We evaluate how effectively the queue pair abstraction enables inter-network protocol offload. We develop a prototype QP/IP system that implements basic queue pair operations over a subset of TCP, UDP and IPv6 protocols using a programmable network adapter. We assess this pr ...
- 13** Fast and flexible application-level networking on exokernel systems 85%
Gregory R. Ganger, Dawson R. Engler, M. Frans Kaashoek, Héctor M. Briceño, Russell Hunt, Thomas Pinkney
ACM Transactions on Computer Systems (TOCS) February 2002
Volume 20 Issue 1
Application-level networking is a promising software organization for improving performance and functionality for important network services. The Xok/ExOS exokernel system includes application-level support for standard network services, while at the same time allowing application writers to specialize networking services. This paper describes how Xok/ExOS's kernel mechanisms and library operating system organization achieve this flexibility, and retrospectively shares our experiences an ...
- 14** Performance analysis of the Alpha 21264-based Compaq ES40 system 85%
Zarka Cvetanovic, R. E. Kessler
ACM SIGARCH Computer Architecture News, Proceedings of the 27th annual international symposium on computer architecture May 2000
Volume 28 Issue 2
This paper evaluates performance characteristics of the Compaq ES40 shared memory multiprocessor. The ES40 system contains up to four Alpha 21264 CPUs together with a high-performance memory system. We qualitatively describe architectural features included in the 21264 microprocessor and the surrounding system chipset. We further quantitatively show the performance effects of these features using benchmark results and profiling data collected from industry-standard commercial and t ...
- 15** Coherent network interfaces for fine-grain communication 85%
Shubhendu S. Mukherjee, Babak Falsafi, Mark D. Hill, David A. Wood
ACM SIGARCH Computer Architecture News, Proceedings of the 23rd annual international symposium on computer architecture May 1996
Volume 24 Issue 2
Historically, processor accesses to memory-mapped device registers have been marked uncacheable to insure their visibility to the device. The ubiquity of snooping cache coherence, however, makes it possible for processors and devices to interact with cacheable, coherent memory operations. Using coherence can improve performance by facilitating burst transfers of whole cache blocks and reducing control overheads (e.g., for polling). This paper begins an exploration of network interfaces (NIs) that u ...
- 16** RuleBase: an industry-oriented formal verification tool 85%
Ian Beer, Shoham Ben-David, Cindy Eisner, Avner Landver
Proceedings of the 33rd annual conference on Design automation conference June 1996
- 17** Optimistic simulation II: Conditional checkpoint abort: an alternative 84%

-  **semantic for re-synchronization in CCL**
Francesco Quaglia , Andrea Santoro , Bruno Ciciani
Proceedings of the sixteenth workshop on Parallel and distributed simulation May 2002
- Recently, a Checkpointing and Communication Library (CCL) to support optimistic parallel simulation on myrinet based clusters has been presented. Beyond classical low latency message delivery functionalities, this library additionally offers CPU offloaded checkpointing functionalities based on data transfer capabilities provided by a programmable DMA engine on board of myrinet network cards. A re-synchronization functionality is also supported for both logical (i.e. data consistency) and practic ...


18 Programming language optimizations for modular router configurations 84%

-  **Tenth international conference on architectural support for programming languages and operating systems on Proceedings of the 10th international conference on architectural support for programming languages and operating systems (ASPLOS-X)** October 2002
Volume 36 , 30 , 37 Issue 5 , 5 , 10
- Networking systems such as Ensemble, the x-kernel, Scout, and Click achieve flexibility by building routers and other packet processors from modular components. Unfortunately, component designs are often slower than purpose-built code, and routers in particular have stringent efficiency requirements. This paper addresses the efficiency problems of one component-based router. Click, through optimization tools inspired in part by compiler optimization passes. This pragmatic approach can res ...

19 Experiences with VI communication for database storage 84%

-  Yuanqun Zhou , Angelos Bilas , Suresh Jagannathan , Cezary Dubnicki , James F. Philbin , Kai Li
ACM SIGARCH Computer Architecture News May 2002
Volume 30 Issue 2
- This paper examines how VI-based interconnects can be used to improve I/O path performance between a database server and the storage subsystem. We design and implement a software layer, DSA, that is layered between the application and VI. DSA takes advantage of specific VI features and deals with many of its shortcomings. We provide and evaluate one kernel-level and two user-level implementations of DSA. These implementations trade transparency and generality for performance at different degrees ...

20 ENSEMBLE: A Communication Layer for Embedded Multi-Processor 84%

-  Systems
Sidney Cadot , Frits Kujlman , Koen Langendoen , Kees van Reeuwijk , Henk Sips
ACM SIGPLAN Notices August 2001
Volume 36 Issue 8
- The ENSEMBLE communication library exploits overlapping of message aggregation (computation) and DMA transfers (communication) for embedded multi-processor systems. In contrast to traditional communication libraries, ENSEMBLE operates on n -dimensional data descriptors that can be used to specify often-occurring data access patterns in n -dimensional arrays. This allows ENSEMBLE to setup a three-stage pack-transfer-unpack pipeline, effectively overlapping message aggregation and D ...



IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Membership | Publications/Services | Standards | Conferences | Careers/Jobs

IEEE Xplore®
RELEASE 1.6

Welcome
United States Patent and Trademark Office

Help | FAQ | Terms | IEEE Peer Review | Quick Links | Search

○ Home
○ What Can I Access?
○ Log-out

Tables of Contents
○ Journals & Magazines
○ Conference Proceedings
○ Standards

Search
○ By Author
○ Basic
○ Advanced

Member Services
○ Join IEEE
○ Establish IEEE Web Account
○ Access the IEEE Member Digital Library

Your search matched **0** of **995179** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** Descending order.

Refine This Search:
You may refine your search by editing the current search expression or enter new one in the text box.

☐ Check to search within this result set

Results Key:
JNL = Journal or Magazine CNF = Conference STD = Standard

Results:
No documents matched your query.

Home | Logout | Journals | Conferences Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Icons | Back to Top

Copyright © 2004 IEEE — All rights reserved